

BRK (00)		Cycles: 8	Size: 2 *
Implied			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	** Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand.	
2.1		Inc. PC .	
2.2	*** Write to (S +0)	Push PB onto stack.	
3.1			
3.2	*** Write to (S -1)	Push PC .H onto stack.	
4.1			
4.2	*** Write to (S -2)	Push PC .L onto stack.	
5.1		Use Interrupt flags to decide which vector to use. RESET = \$FFFC. NMI = \$FFEA. IRQ = \$FFEE. BRK = \$FFE6.	
5.2	*** Write to (S -3)	Push P onto stack with B flag if software BRK.	
6.1		Dec. S by 4.	
6.2	Read Vector	Store to Address.L.	
7.1		Set I , unset D .	
7.2	Read Vector + 1	Store to Address.H.	
8.1		Enable writes to PC (disabled by NMI/IRQ). Copy Address to PC . Set PB to 0.	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

* Concerning the BRK instruction, you should also note that although its second byte is basically a “don’t care” byte – that is, it can have any value - the BRK (and COP instruction as well) is a two-byte instruction, the second byte sometimes is used as a signature byte to determine the nature of the BRK being executed. When an RTI instruction is executed, control always returns to the second byte past the BRK opcode. — assembly-programming-manual-for-w65c816.pdf

** If NMI, IRQ, or RESET, OpCode is forced to 0 and writes to PC are disabled.

*** If handling a RESET, the writes turn into reads. The databus is populated but ignored.

ORA (01)		Cycles: 6	Size: 2
Direct Indexed Indirect (d,x) (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Pointer.	
2.1		Inc. PC . Set Pointer to Pointer + X + D . Address = Pointer.	
2.2		If D.L is 0, skip the next cycle.	
3.1		Address.H = Pointer.H (fixes high byte of address).	
3.2			
4.1	Read Address	Store as Pointer.	
4.2			
5.1	Read Address + 1	Store as Pointer.H.	
5.2			
6.1	Read Pointer: DB	Store as Operand. If M flag is set, skip the next cycle.	
6.2			
7.1	Read Pointer + 1: DB	Store as Operand.H.	
7.2			
8.1	Read PC:PB	Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2		Store as OpCode.	
+X.1			

COP (02)	Cycles: 8	Size: 2
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand.
2.1		Inc. PC .
2.2	Write to (S +0)	Push PB onto stack.
3.1		Inc. PC .
3.2	Write to (S -1)	Push PC .H onto stack.
4.1		
4.2	Write to (S -2)	Push PC .L onto stack.
5.1		Set Vector to \$FFE4.
5.2	Write to (S -3)	Push P onto stack.
6.1		Dec. S by 4.
6.2	Read Vector	Store to Address.L.
7.1		Set I , unset D .
7.2	Read Vector + 1	Store to Address.H.
8.1		Copy Address to PC . Set PB to 0.
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (03)		Cycles: 4	Size: 2
Stack Relative (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Pointer.	
2.1		Inc. PC . Set Address to Pointer + S .	
2.2			
3.1			
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
4.1	Read Address + 1		
4.2		Store as Operand.H.	
5.1	Read PC:PB	Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
5.2		Store as OpCode.	
+X.1			

TSB (04)	Cycles: 5	Size: 2
Direct (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1	Store as Operand.H.
5.1		If M flag is set, set Z based off (A.L & Operand.L), otherwise set Z based off (A & Operand). Perform Operand = A .
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1	Write Operand.H.
7.1		
7.2	Write to Address	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (05)	Cycles: 3	Size: 2
Direct (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1	Store as Operand.H.
5.1		Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
5.2	Read PC:PB	Store as OpCode.
+X.1		

ASL (06)	Cycles: 5	Size: 2
Direct (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1	Store as Operand.H.
5.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L <= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand <= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1	Write Operand.H.
7.1		
7.2	Write to Address	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (07)		Cycles: 6	Size: 2
Direct Indirect Long (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1			
5.2	Read Address + 2	Store as Bank.	
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

PHP (08)	Cycles: 3	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Write to (S +0)	Inc. PC .
1.2		
2.1		Sets Operand.L to P .
2.2		Push Operand.L onto stack.
3.1		Dec. S by 1.
3.2		Store as OpCode.
+X.1		

ORA (09)	Cycles: 2	Size: 3
Immediate		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If M flag is set, skip the next cycle.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Operand.H.
3.1		Inc. PC . Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .
3.2	Read PC:PB	Store as OpCode.
+X.1		

ASL (0A)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		If M flag is set, set C based off (A.L & \$80), perform A.L <<= 1, and set N based off (A.L & \$80) and Z based off A.L ,
2.2		otherwise set C based off (A.H & \$80), perform A <<= 1, and set N based off (A.H & \$80) and Z based off A .
+X.1	Read PC:PB	Store as OpCode.

PHD (0B)	Cycles: 4	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2		
2.1		
2.2	Write to (S +0)	Push D .H onto stack.
3.1		
3.2	Write to (S -1)	Push D .L onto stack.
4.1		
4.2	Read PC:PB	Store as OpCode.
+X.1		

TSB (0C)	Cycles: 6	Size: 3
Absolute (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1: DB	Store as Operand.H.
5.1		If M flag is set, set Z based off (A .L & Operand.L), otherwise set Z based off (A & Operand). Perform Operand = A .
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1: DB	Write Operand.H.
7.1		
7.2	Write to Address: DB	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (0D)		Cycles: 4	Size: 3
Absolute (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Address.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Address.L.	
3.1		Inc. PC .	
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.	
4.1			
4.2	Read Address + 1: DB	Store as Operand.H.	
5.1		Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
5.2	Read PC:PB	Store as OpCode.	
+X.1			

ASL (0E)	Cycles: 6	Size: 3
Absolute (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1: DB	Store as Operand.H.
5.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L <= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand <= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1: DB	Write Operand.H.
7.1		
7.2	Write to Address: DB	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (0F)		Cycles: 5	Size: 4
Absolute Long (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Address.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Address.L.	
3.1		Inc. PC .	
3.2	Read PC:PB	Stores as Bank.	
4.1		Inc. PC .	
4.2	Read Address:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Address + 1:Bank	Store as Operand.H.	
6.1		Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

BPL (10)	Cycles: 2	Size: 2
Relative		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC . Decide to branch if N is 0.
1.2	Read PC:PB	Store as Operand. Address = i16(i8(Operand.L)) + PC . If not branching, poll interrupts.
2.1		Inc. PC . If not branching, end (next half-cycle is 3.2).
2.2		Poll interrupts.
3.1		Set PC to Address.
3.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (11)		Cycles: 5	Size: 2
Direct Indirect Indexed (d),y (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1		Perform Orig = Pointer. Tmp = ui32(Pointer + Y). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).	
5.2			
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

ORA (12)	Cycles: 5	Size: 2
Direct Indirect (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Pointer.
4.1		
4.2	Read Address + 1	Store as Pointer.H.
5.1		
5.2	Read PC:PB	Store as Operand. If M flag is set, skip the next cycle.
6.1		
6.2	Read Pointer + 1: DB	Store as Operand.H.
7.1		Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
7.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (13)		Cycles: 7	Size: 2
Stack Relative Indirect Indexed (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB .	Store as Pointer.	
2.1		Inc. PC . Set Address to Pointer + S .	
2.2			
3.1			
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1		Perform Orig = Pointer. Tmp = ui32(Pointer + Y). Pointer = ui16(Tmp). Bank = DB + (Tmp >> 16).	
5.2			
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
8.2	Read PC:PB .	Store as OpCode.	
+X.1			

TRB (14)	Cycles: 5	Size: 2
Direct (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1	Store as Operand.H.
5.1		If M flag is set, set Z based off (A.L & Operand.L), otherwise set Z based off (A & Operand). Perform Operand &= ~ A .
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1	Write Operand.H.
7.1		
7.2	Write to Address	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (15)		Cycles: 4	Size: 2
Direct, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Operand.	
2.1		Inc. PC .	
2.2			
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.	
3.2			
4.1			
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
5.1	Read Address + 1		
5.2		Store as Operand.H.	
6.1	Read PC:PB	Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
6.2		Store as OpCode.	
+X.1			

ASL (16)	Cycles: 6	Size: 2
Direct, X (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Store as Operand.
2.1		Inc. PC .
2.2		
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.
3.2		
4.1		
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
5.1	Read Address + 1	
5.2		Store as Operand.H.
6.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L <= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand <= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
6.2		If M flag is set, skip the next cycle.
7.1	Write to Address + 1	
7.2		Write Operand.H.
8.1	Write to Address	
8.2		Write Operand.L.
9.1	Read PC:PB	
9.2		Store as OpCode.
+X.1		

ORA (17) Cycles: 6		Size: 2
Direct Indirect Indexed Long [d],y (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Pointer.
4.1		
4.2	Read Address + 1	Store as Pointer.H.
5.1		
5.2	Read Address + 2	Store as Bank.
6.1		Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \text{Y})$. Pointer = $\text{ui16}(\text{Tmp})$. Bank += (Tmp >> 16).
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
7.1		
7.2	Read Pointer + 1:Bank	Store as Operand.H.
8.1		Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
8.2	Read PC:PB	Store as OpCode.
+X.1		

CLC (18)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Discard.
2.1		Sets the C flag to 0.
2.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (19) Cycles: 4		Size: 3
Absolute, Y (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB .	Store as Pointer.
2.1		Inc. PC .
2.2	Read PC:PB .	Store as Pointer.H.
3.1		Inc. PC . Perform Orig = Pointer. Tmp = ui32(Pointer + Y). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).
3.2		
4.1		
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
5.1		
5.2	Read Pointer + 1:Bank	Store as Operand.H.
6.1		Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .
6.2	Read PC:PB .	Store as OpCode.
+X.1		

INC (1A)		Cycles: 2	Size: 1
Implied			
Cycle	R/W		Desc.
-X.2	Read PC:PB		Store as OpCode.
1.1			Inc. PC .
1.2	Read PC:PB		Discard.
2.1			If M flag is set, perform A.L += 1, set N based off (A.L & \$80), and set Z based off A.L , otherwise perform A += 1, set N based off (A.H & \$80), and set Z based off A .
2.2	Read PC:PB		Store as OpCode.
+X.1			

TSC (1B)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		Sets S to A .
2.2		Store as OpCode.
+X.1		

TRB (1C)	Cycles: 6	Size: 3
Absolute (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1: DB	Store as Operand.H.
5.1		If M flag is set, set Z based off (A .L & Operand.L), otherwise set Z based off (A & Operand). Perform Operand &= ~ A .
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1: DB	Write Operand.H.
7.1		
7.2	Write to Address: DB	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

ORA (1D)	Cycles: 4	Size: 3
Absolute, X (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB .	Store as Pointer.
2.1		Inc. PC .
2.2	Read PC:PB .	Store as Pointer.H.
3.1		Inc. PC . Perform Orig = Pointer. Tmp = ui32(Pointer + X). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).
3.2		
4.1		
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
5.1		
5.2	Read Pointer + 1:Bank	Store as Operand.H.
6.1		Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .
6.2	Read PC:PB .	Store as OpCode.
+X.1		

ASL (1E)	Cycles: 7	Size: 3
Absolute, X (Read/Modiy/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB .	Store as Pointer.
2.1		Inc. PC .
2.2	Read PC:PB .	Store as Pointer.H.
3.1		Inc. PC . Perform Tmp = ui32(Pointer + X). Pointer = ui16(Tmp). Bank = DB + (Tmp >> 16).
3.2		
4.1		
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
5.1		
5.2	Read Pointer + 1:Bank	Store as Operand.H.
6.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L <= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand <= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
6.2		If M flag is set, skip the next cycle.
7.1		
7.2	Write to Pointer + 1:Bank	Write Operand.H.
8.1		
8.2	Write to Pointer:Bank	Write Operand.L.
9.1		
9.2	Read PC:PB .	Store as OpCode.
+X.1		

ORA (1F)		Cycles: 5	Size: 4
Absolute Long, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB.	Store as OpCode.	
1.1		Inc. PC.	
1.2	Read PC:PB.	Store as Pointer.	
2.1		Inc. PC.	
2.2	Read PC:PB.	Store as Pointer.H.	
3.1		Inc. PC.	
3.2	Read PC:PB.	Stores as Bank.	
4.1		Inc. PC.	
		Perform Tmp = ui32(Pointer + X).	
		Pointer = ui16(Tmp).	
		Bank += (Tmp >> 16).	
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		Perform A = Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
6.2	Read PC:PB.	Store as OpCode.	
+X.1			

JSR (20)	Cycles: 6	Size: 3
Absolute		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read PC:PB	Discard.
4.1		Dec. PC .
4.2	Write to (S+0)	Push PC .H onto stack.
5.1		
5.2	Write to (S-1)	Push PC .L onto stack.
6.1		Dec. S by 2. Perform PC = Address.
6.2	Read PC:PB	Store as OpCode.
+X.1		

AND (21)		Cycles: 6	Size: 2
Direct Indexed Indirect (d,x) (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB .	Store as Pointer.	
2.1		Inc. PC . Set Pointer to Pointer + X + D . Address = Pointer.	
2.2		If D.L is 0, skip the next cycle.	
3.1		Address.H = Pointer.H (fixes high byte of address).	
3.2			
4.1			
4.2	Read Address	Store as Pointer.	
5.1			
5.2	Read Address + 1	Store as Pointer.H.	
6.1			
6.2	Read Pointer: DB	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1: DB	Store as Operand.H.	
8.1		Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB .	Store as OpCode.	
+X.1			

JSL (22)	Cycles: 8	Size: 4
Absolute Long		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Write to (S +0)	Push PB onto stack.
4.1		
4.2	Read (S +0)	Discard.
5.1		
5.2	Read PC:PB	Stores as Bank.
6.1		
6.2	Write to (S -1)	Push PC .H onto stack.
7.1		
7.2	Write to (S -2)	Push PC .L onto stack.
8.1		Inc PC . Dec. S by 3. Copy Address to PC . Copy Bank to PB .
8.2	Read PC:PB	Store as OpCode.
+X.1		

AND (23)		Cycles: 4	Size: 2
Stack Relative (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB .	Inc. PC .	
1.2		Store as Pointer.	
2.1		Inc. PC . Set Address to Pointer + S .	
2.2			
3.1			
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
4.1	Read Address + 1		
4.2		Store as Operand.H.	
5.1	Read PC:PB .	Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
5.2		Store as OpCode.	
+X.1			

BIT (24)	Cycles: 3	Size: 2
Direct (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1	Store as Operand.H.
5.1		If M flag is set, set Z based off (A.L & Operand.L), set N based off (Operand.L & \$80), and set V based off (Operand.L & \$40), otherwise set Z based off (A & Operand), set N based off (Operand.H & \$80), set V based off (Operand.H & \$40).
5.2	Read PC:PB	Store as OpCode.
+X.1		

AND (25)		Cycles: 3	Size: 2
Direct (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
4.1			
4.2	Read Address + 1	Store as Operand.H.	
5.1		Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
5.2	Read PC:PB	Store as OpCode.	
+X.1			

ROL (26)		Cycles: 5	Size: 2
Direct (Read/Modify/Write)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
4.1			
4.2	Read Address + 1	Store as Operand.H.	
5.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L = (Operand.L << 1) C , and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand = (Operand << 1) C , and set N based off (Operand.H & \$80) and Z based off Operand.	
5.2		If M flag is set, skip the next cycle.	
6.1			
6.2	Write to Address + 1	Write Operand.H.	
7.1			
7.2	Write to Address	Write Operand.L.	
8.1			
8.2	Read PC:PB	Store as OpCode.	
+X.1			

AND (27)		Cycles: 6	Size: 2
Direct Indirect Long (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1			
5.2	Read Address + 2	Store as Bank.	
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

PLP (28)	Cycles: 4	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2		
2.1		
2.2		
3.1		Inc. S by 1.
3.2	Read S	Store as Operand.L.
4.1	Read PC:PB	P = Operand.L, set X.H and Y.H to 0 if X flag is set.
4.2		Store as OpCode.
+X.1		

AND (29)	Cycles: 3	Size: 2
Immediate		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If M flag is set, skip the next cycle.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Operand.H.
3.1		Inc. PC . Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .
3.2	Read PC:PB	Store as OpCode.
+X.1		

ROL (2A)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		If M flag is set, set C based off (A.L & \$80), perform A.L = (A.L << 1) C , and set N based off (A.L & \$80) and Z based off A.L , otherwise set C based off (A.H & \$80), perform A = (A << 1) C , and set N based off (A.H & \$80) and Z based off A .
2.2		Store as OpCode.
+X.1		

PLD (2B)	Cycles: 5	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read (S +1)	Inc. PC .
1.2		
2.1		
2.2		
3.1		
3.2		Store as Operand.L.
4.1		
4.2		Store as Operand.H.
5.1		Inc. S by 2. Set D to Operand. Set N based off (D .H & \$80). Set Z based off D .
5.2		Store as OpCode.
+X.1		

BIT (2C)	Cycles: 4	Size: 3
Absolute (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1: DB	Store as Operand.H.
5.1		If M flag is set, set Z based off (A .L & Operand.L), set N based off (Operand.L & \$80), and set V based off (Operand.L & \$40), otherwise set Z based off (A & Operand), set N based off (Operand.H & \$80), and set V based off (Operand.H & \$40).
5.2	Read PC:PB	Store as OpCode.
+X.1		

AND (2D)	Cycles: 4	Size: 3
Absolute (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1: DB	Store as Operand.H.
5.1		Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .
5.2	Read PC:PB	Store as OpCode.
+X.1		

ROL (2E)		Cycles: 6	Size: 3
Absolute (Read/Modify/Write)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Address.	
2.1	Read PC:PB	Inc. PC .	
2.2		Store as Address.L.	
3.1	Read Address: DB	Inc. PC .	
3.2		Store as Operand. If M flag is set, skip the next cycle.	
4.1	Read Address + 1: DB		
4.2		Store as Operand.H.	
5.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L = (Operand.L << 1) C , and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand = (Operand << 1) C , and set N based off (Operand.H & \$80) and Z based off Operand.	
5.2		If M flag is set, skip the next cycle.	
6.1	Write to Address + 1: DB		
6.2		Write Operand.H.	
7.1	Write to Address: DB		
7.2		Write Operand.L.	
8.1	Read PC:PB		
8.2		Store as OpCode.	
+X.1			

AND (2F)		Cycles: 5	Size: 4
Absolute Long (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Address.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Address.L.	
3.1		Inc. PC .	
3.2	Read PC:PB	Stores as Bank.	
4.1		Inc. PC .	
4.2	Read Address:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Address + 1:Bank	Store as Operand.H.	
6.1		Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

BMI (30)	Cycles: 2	Size: 2
Relative		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC . Decide to branch if N is 1.
1.2	Read PC:PB	Store as Operand. Address = i16(i8(Operand.L)) + PC . If not branching, poll interrupts.
2.1		Inc. PC . If not branching, end (next half-cycle is 3.2).
2.2		Poll interrupts.
3.1		Set PC to Address.
3.2	Read PC:PB	Store as OpCode.
+X.1		

AND (31) Cycles: 5		Size: 2
Direct Indirect Indexed (d),y (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Pointer.
4.1		
4.2	Read Address + 1	Store as Pointer.H.
5.1		Perform Orig = Pointer. Tmp = ui32(Pointer + Y). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).
5.2		
6.1		
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
7.1		
7.2	Read Pointer + 1:Bank	Store as Operand.H.
8.1		Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
8.2	Read PC:PB	Store as OpCode.
+X.1		

AND (32)	Cycles: 5	Size: 2
Direct Indirect (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Pointer.
4.1		
4.2	Read Address + 1	Store as Pointer.H.
5.1		
5.2	Read Pointer: DB	Store as Operand. If M flag is set, skip the next cycle.
6.1		
6.2	Read Pointer + 1: DB	Store as Operand.H.
7.1		Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
7.2	Read PC:PB	Store as OpCode.
+X.1		

AND (33)		Cycles: 7	Size: 2
Stack Relative Indirect Indexed (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC . Set Address to Pointer + S .	
2.2			
3.1			
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1		Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \mathbf{Y})$.	
		Pointer = $\text{ui16}(\text{Tmp})$.	
		Bank = $\mathbf{DB} + (\text{Tmp} \gg 16)$.	
5.2			
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A = Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

BIT (34)	Cycles: 4	Size: 2
Direct, X (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Store as Operand.
2.1		Inc. PC .
2.2		
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.
3.2		
4.1		
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
5.1	Read Address + 1	
5.2		Store as Operand.H.
6.1	Read PC:PB	If M flag is set, set Z based off (A.L & Operand.L), set N based off (Operand.L & \$80), and set V based off (Operand.L & \$40), otherwise set Z based off (A & Operand), set N based off (Operand.H & \$80), and set V based off (Operand.H & \$40).
6.2		Store as OpCode.
+X.1		

AND (35)		Cycles: 4	Size: 2
Direct, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Operand.	
2.1		Inc. PC .	
2.2			
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.	
3.2			
4.1			
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
5.1	Read Address + 1		
5.2		Store as Operand.H.	
6.1	Read PC:PB	Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
6.2		Store as OpCode.	
+X.1			

ROL (36)	Cycles: 6	Size: 2
Direct Indexed Indirect (d,x) (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand.
2.1		Inc. PC .
2.2		
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.
3.2		
4.1		
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
5.1		
5.2	Read Address + 1	Store as Operand.H.
6.1		If M flag is set, set C based off (Operand.L & \$80), perform Operand.L = (Operand.L << 1) C , and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform Operand = (Operand << 1) C , and set N based off (Operand.H & \$80) and Z based off Operand.
6.2		If M flag is set, skip the next cycle.
7.1		
7.2	Write to Address + 1	Write Operand.H.
8.1		
8.2	Write to Address	Write Operand.L.
9.1		
9.2	Read PC:PB	Store as OpCode.
+X.1		

AND (37)		Cycles: 6	Size: 2
Direct Indirect Indexed Long [d],y (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1			
5.2	Read Address + 2	Store as Bank.	
6.1		Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \mathbf{Y})$.	
		Pointer = $\text{ui16}(\text{Tmp})$.	
		Bank += (Tmp >> 16).	
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A &= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

SEC (38)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Discard.
2.1		Sets the C flag to 1.
2.2	Read PC:PB	Store as OpCode.
+X.1		

AND (39)		Cycles: 4	Size: 3
Absolute, Y (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Pointer.H.	
3.1		Inc. PC . Perform Orig = Pointer.	
		Tmp = ui32(Pointer + Y).	
		Pointer = ui16(Tmp).	
		If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles.	
		Bank = DB + (Tmp >> 16).	
3.2			
4.1			
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

DEC (3A)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		If M flag is set, perform A.L -= 1, set N based off (A.L & \$80), and set Z based off A.L , otherwise perform A -= 1, set N based off (A.H & \$80), and set Z based off A .
2.2		Store as OpCode.
+X.1		

TSC (3B)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		Set A to S . Set N based off (A .H & \$80) and Z based off A .
2.2		Store as OpCode.
+X.1		

BIT (3C)	Cycles: 4	Size: 3
Absolute, X (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Store as Pointer.
2.1		Inc. PC .
2.2		Store as Pointer.H.
3.1		Inc. PC . Perform Orig = Pointer. Tmp = ui32(Pointer + X). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).
3.2		
4.1		
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
5.1	Read Pointer + 1:Bank	Store as Operand.H.
5.2		
6.1	Read PC:PB	If M flag is set, set Z based off (A .L & Operand.L), set N based off (Operand.L & \$80), and set V based off (Operand.L & \$40), otherwise set Z based off (A & Operand), set N based off (Operand.H & \$80), and set V based off (Operand.H & \$40).
6.2		Store as OpCode.
+X.1		

AND (3D)		Cycles: 4	Size: 3
Absolute, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Pointer.H.	
3.1		Inc. PC . Perform Orig = Pointer. Tmp = ui32(Pointer + X). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).	
3.2			
4.1			
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

ROL (3E)		Cycles: 7	Size: 3
Absolute, X (Read/Modiy/Write)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Pointer.H.	
3.1		Inc. PC . Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \text{X})$.	
		Pointer = $\text{ui16}(\text{Tmp})$.	
		Bank = $\text{DB} + (\text{Tmp} \gg 16)$.	
3.2			
4.1			
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		If M flag is set, set C based off (Operand.L & \$80), perform $\text{Operand.L} = (\text{Operand.L} \ll 1) \mid \text{C}$, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.H & \$80), perform $\text{Operand} = (\text{Operand} \ll 1) \mid \text{C}$, and set N based off (Operand.H & \$80) and Z based off Operand.	
6.2		If M flag is set, skip the next cycle.	
7.1			
7.2	Write to Pointer + 1:Bank	Write Operand.H.	
8.1			
8.2	Write to Pointer:Bank	Write Operand.L.	
9.1			
9.2	Read PC:PB	Store as OpCode.	
+X.1			

AND (3F)		Cycles: 5	Size: 4
Absolute Long, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Pointer.H.	
3.1		Inc. PC .	
3.2	Read PC:PB	Stores as Bank.	
4.1		Inc. PC . Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \text{X})$.	
		Pointer = $\text{ui16}(\text{Tmp})$.	
		Bank += (Tmp >> 16).	
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		Perform A &= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

RTI (40)	Cycles: 7	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2		
2.1		
2.2		
3.1		Inc. S by 1.
3.2	Read (S +0)	Store as Operand.L.
4.1		Set P to Operand.
4.2	Read (S +1)	Store as Operand.L.
5.1		
5.2	Read (S +2)	Store as Operand.H.
6.1		
6.2	Read (S +3)	Store as PB .
7.1		Inc. S by 3. Set PB to Bank. Set PC to Operand. If X flag is set, set X to X.L and Y to Y.L .
7.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (41)	Cycles: 6	Size: 2
Direct Indexed Indirect (d,x) (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB .	Store as Pointer.
2.1		Inc. PC . Set Pointer to Pointer + X + D . Address = Pointer.
2.2		If D.L is 0, skip the next cycle.
3.1		Address.H = Pointer.H (fixes high byte of address).
3.2		
4.1		
4.2	Read Address	Store as Pointer.
5.1		
5.2	Read Address + 1	Store as Pointer.H.
6.1		
6.2	Read Pointer: DB	Store as Operand. If M flag is set, skip the next cycle.
7.1		
7.2	Read Pointer + 1: DB	Store as Operand.H.
8.1		Perform A ^= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
8.2	Read PC:PB	Store as OpCode.
+X.1		

WDM (42) Cycles: 2		Size: 2
Immediate		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand.
2.1		Inc. PC .
2.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (43)		Cycles: 4	Size: 2
Stack Relative (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Pointer.	
2.1		Inc. PC . Set Address to Pointer + S .	
2.2			
3.1			
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
4.1	Read Address + 1		
4.2		Store as Operand.H.	
5.1	Read PC:PB	Perform A ^= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
5.2		Store as OpCode.	
+X.1			

MVP (44)		Cycles: 7	Size: 3
Block Move (Positive)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand.	
2.1		Inc. PC . Set DB to Operand.L.	
2.2	Read PC:PB	Stores as Bank.	
3.1		Inc. PC .	
3.2	Read X:Bank	Store as Operand.L.	
4.1			
4.2	Write Y:DB	Write Operand.L.	
5.1		Perform A -= 1. If X flag is set, perform X.L -= 1 and Y.L -= 1, otherwise perform X -= 1 and Y -= 1. If A is not \$FFFF, perform PC -= 3.	
5.2			
6.1			
6.2			
7.1			
7.2	Read PC:PB	Store as OpCode.	
+X.1			

EOR (45)		Cycles: 3	Size: 2
Direct (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
4.1			
4.2	Read Address + 1	Store as Operand.H.	
5.1		Perform A ^= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
5.2	Read PC:PB	Store as OpCode.	
+X.1			

LSR (46)	Cycles: 5	Size: 2
Direct (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1	Store as Operand.H.
5.1		If M flag is set, set C based off (Operand.L & \$01), perform Operand.L >>= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.L & \$01), perform Operand >>= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1	Write Operand.H.
7.1		
7.2	Write to Address	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (47)		Cycles: 6	Size: 2
Direct Indirect Long (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1			
5.2	Read Address + 2	Store as Bank.	
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A ^= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

PHA (48)	Cycles: 3	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2		If M flag is set, skip the next cycle.
2.1		
2.2	Write to (S +0)	Push A.H onto stack.
3.1		Dec. S by 1.
3.2	Write to (S +0)	Push A.L onto stack.
4.1		Dec. S by 1.
4.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (49)	Cycles: 3	Size: 2
Immediate		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If M flag is set, skip the next cycle.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Operand.H.
3.1		Inc. PC . Perform A ^= Operand . If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
3.2	Read PC:PB	Store as OpCode.
+X.1		

LSR (4A)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		If M flag is set, set C based off (A.L & \$01), perform A.L >>= 1, and set N based off (A.L & \$80) and Z based off A.L , otherwise set C based off (A.L & \$01), perform A >>= 1, and set N based off (A.H & \$80) and Z based off A .
2.2		Store as OpCode.
+X.1		

PHK (4B)		Cycles: 3	Size: 1
Implied			
Cycle	R/W		Desc.
-X.2	Read PC:PB		Store as OpCode.
1.1			Inc. PC .
1.2			
2.1			
2.2	Write to (S +0)		Push PB onto stack.
3.1			Dec. S by 1.
3.2	Read PC:PB		Store as OpCode.
+X.1			

JMP (4C)	Cycles: 3	Size: 3
Absolute		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Set PC to Address.
3.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (4D)		Cycles: 4	Size: 3
Absolute (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Address.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Address.L.	
3.1		Inc. PC .	
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.	
4.1			
4.2	Read Address + 1: DB	Store as Operand.H.	
5.1		Perform A ^= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
5.2	Read PC:PB	Store as OpCode.	
+X.1			

LSR (4E)	Cycles: 6	Size: 3
Absolute (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.L.
3.1		Inc. PC .
3.2	Read Address: DB	Store as Operand. If M flag is set, skip the next cycle.
4.1		
4.2	Read Address + 1: DB	Store as Operand.H.
5.1		If M flag is set, set C based off (Operand.L & \$01), perform Operand.L >>= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.L & \$01), perform Operand >>= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
5.2		If M flag is set, skip the next cycle.
6.1		
6.2	Write to Address + 1: DB	Write Operand.H.
7.1		
7.2	Write to Address: DB	Write Operand.L.
8.1		
8.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (4F)		Cycles: 5	Size: 4
Absolute Long (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Address.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Address.L.	
3.1		Inc. PC .	
3.2	Read PC:PB	Stores as Bank.	
4.1		Inc. PC .	
4.2	Read Address:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Address + 1:Bank	Store as Operand.H.	
6.1		Perform A ^= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

BVC (50)	Cycles: 2	Size: 2
Relative		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC . Decide to branch if V is 0.
1.2	Read PC:PB	Store as Operand. Address = i16(i8(Operand.L)) + PC . If not branching, poll interrupts.
2.1		Inc. PC . If not branching, end (next half-cycle is 3.2).
2.2		Poll interrupts.
3.1		Set PC to Address.
3.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (51)		Cycles: 5	Size: 2
Direct Indirect Indexed (d),y (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.	
2.1		Inc. PC .	
2.2			
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .	
3.2	Read Address	Store as Pointer.	
4.1			
4.2	Read Address + 1	Store as Pointer.H.	
5.1		Perform Orig = Pointer. Tmp = ui32(Pointer + Y). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).	
5.2			
6.1			
6.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
7.1			
7.2	Read Pointer + 1:Bank	Store as Operand.H.	
8.1		Perform A ^= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
8.2	Read PC:PB	Store as OpCode.	
+X.1			

EOR (52)	Cycles: 5	Size: 2
Direct Indirect (Read)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand. If D.L is 0, skip the next cycle.
2.1		Inc. PC .
2.2		
3.1		Inc. PC if previous cycle was skipped. Set Address to Operand + D .
3.2	Read Address	Store as Pointer.
4.1		
4.2	Read Address + 1	Store as Pointer.H.
5.1		
5.2	Read Pointer: DB	Store as Operand. If M flag is set, skip the next cycle.
6.1		
6.2	Read Pointer + 1: DB	Store as Operand.H.
7.1		Perform A ^= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .
7.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (53)		Cycles: 7	Size: 2
Stack Relative Indirect Indexed (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Pointer.	
2.1		Inc. PC . Set Address to Pointer + S .	
2.2			
3.1			
3.2	Read Address	Store as Pointer.	
4.1	Read Address + 1	Store as Pointer.H.	
4.2		Perform Tmp = ui32(Pointer + Y).	
5.1		Pointer = ui16(Tmp).	
		Bank = DB + (Tmp >> 16).	
5.2			
6.1	Read Pointer:Bank		
6.2		Store as Operand. If M flag is set, skip the next cycle.	
7.1	Read Pointer + 1:Bank		
7.2		Store as Operand.H.	
8.1	Read PC:PB	Perform A ^= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
8.2		Store as OpCode.	
+X.1			

MVN (54)	Cycles: 7	Size: 3
Block Move (Negative)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand.
2.1		Inc. PC . Set DB to Operand.L.
2.2	Read PC:PB	Stores as Bank.
3.1		Inc. PC .
3.2	Read X:Bank	Store as Operand.L.
4.1		
4.2	Write Y:DB	Write Operand.L.
5.1		Perform A -= 1. If X flag is set, perform X.L += 1 and Y.L += 1, otherwise perform X += 1 and Y += 1. If A is not \$FFFF, perform PC -= 3.
5.2		
6.1		
6.2		
7.1		
7.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (55)		Cycles: 4	Size: 2
Direct, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB	Inc. PC .	
1.2		Store as Operand.	
2.1		Inc. PC .	
2.2			
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.	
3.2			
4.1			
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.	
5.1	Read Address + 1		
5.2		Store as Operand.H.	
6.1	Read PC:PB	Perform A ^= Operand. If M flag is set, set N based off (A.L & \$80) and Z based off A.L , otherwise set N based off (A.H & \$80) and Z based off A .	
6.2		Store as OpCode.	
+X.1			

LSR (56)	Cycles: 6	Size: 2
Direct, X (Read/Modify/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Operand.
2.1		Inc. PC .
2.2		
3.1		Address = Operand + X + D . If D.L is 0, skip 2 half-cycles.
3.2		
4.1		
4.2	Read Address	Store as Operand. If M flag is set, skip the next cycle.
5.1		
5.2	Read Address + 1	Store as Operand.H.
6.1		If M flag is set, set C based off (Operand.L & \$01), perform Operand.L >>= 1, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.L & \$01), perform Operand >>= 1, and set N based off (Operand.H & \$80) and Z based off Operand.
6.2		If M flag is set, skip the next cycle.
7.1		
7.2	Write to Address + 1	Write Operand.H.
8.1		
8.2	Write to Address	Write Operand.L.
9.1		
9.2	Read PC:PB	Store as OpCode.
+X.1		

CLI (58)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1	Read PC:PB	Inc. PC .
1.2		Discard.
2.1		Sets the I flag to 0.
2.2		Store as OpCode.
+X.1		

EOR (59)		Cycles: 4	Size: 3
Absolute, Y (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1	Read PC:PB .	Inc. PC .	
1.2		Store as Pointer.	
2.1		Inc. PC .	
2.2		Store as Pointer.H.	
3.1		Inc. PC . Perform Orig = Pointer. Tmp = ui32(Pointer + Y). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).	
3.2			
4.1			
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2		Store as Operand.H.	
6.1		Perform A ^= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2		Store as OpCode.	
+X.1			

PHY (5A)	Cycles: 3	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2		If X flag is set, skip the next cycle.
2.1		
2.2	Write to (S +0)	Push Y .H onto stack.
3.1		Dec. S by 1.
3.2	Write to (S +0)	Push Y .L onto stack.
4.1		Dec. S by 1.
4.2	Read PC:PB	Store as OpCode.
+X.1		

TCD (5B)	Cycles: 2	Size: 1
Implied		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Discard.
2.1		Set D to A . Set N based off (D .H & \$80) and Z based off D .
2.2	Read PC:PB	Store as OpCode.
+X.1		

JML (5C)	Cycles: 4	Size: 4
Absolute Long		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Address.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Address.H.
3.1		Inc. PC .
3.2	Read PC:PB	Stores as Bank.
4.1		Copy Address to PC . Copy Bank to PB .
4.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (5D)		Cycles: 4	Size: 3
Absolute, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Pointer.H.	
3.1		Inc. PC . Perform Orig = Pointer. Tmp = ui32(Pointer + X). Pointer = ui16(Tmp). If Orig.H == Pointer.H and the X flag is set, skip 2 half-cycles. Bank = DB + (Tmp >> 16).	
3.2			
4.1			
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		Perform A ^= Operand. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			

LSR (5E)	Cycles: 7	Size: 3
Absolute, X (Read/Modiy/Write)		
Cycle	R/W	Desc.
-X.2	Read PC:PB	Store as OpCode.
1.1		Inc. PC .
1.2	Read PC:PB	Store as Pointer.
2.1		Inc. PC .
2.2	Read PC:PB	Store as Pointer.H.
3.1		Inc. PC . Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \text{X})$. Pointer = $\text{ui16}(\text{Tmp})$. Bank = $\text{DB} + (\text{Tmp} \gg 16)$.
3.2		
4.1		
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.
5.1		
5.2	Read Pointer + 1:Bank	Store as Operand.H.
6.1		If M flag is set, set C based off (Operand.L & \$01), perform $\text{Operand.L} \gg= 1$, and set N based off (Operand.L & \$80) and Z based off Operand.L, otherwise set C based off (Operand.L & \$01), perform $\text{Operand} \gg= 1$, and set N based off (Operand.H & \$80) and Z based off Operand.
6.2		If M flag is set, skip the next cycle.
7.1		
7.2	Write to Pointer + 1:Bank	Write Operand.H.
8.1		
8.2	Write to Pointer:Bank	Write Operand.L.
9.1		
9.2	Read PC:PB	Store as OpCode.
+X.1		

EOR (5F)		Cycles: 5	Size: 4
Absolute Long, X (Read)			
Cycle	R/W	Desc.	
-X.2	Read PC:PB	Store as OpCode.	
1.1		Inc. PC .	
1.2	Read PC:PB	Store as Pointer.	
2.1		Inc. PC .	
2.2	Read PC:PB	Store as Pointer.H.	
3.1		Inc. PC .	
3.2	Read PC:PB	Stores as Bank.	
4.1		Inc. PC . Perform $\text{Tmp} = \text{ui32}(\text{Pointer} + \text{X})$.	
		Pointer = $\text{ui16}(\text{Tmp})$.	
		Bank += (Tmp >> 16).	
4.2	Read Pointer:Bank	Store as Operand. If M flag is set, skip the next cycle.	
5.1			
5.2	Read Pointer + 1:Bank	Store as Operand.H.	
6.1		Perform $\text{A} \wedge = \text{Operand}$. If M flag is set, set N based off (A .L & \$80) and Z based off A .L, otherwise set N based off (A .H & \$80) and Z based off A .	
6.2	Read PC:PB	Store as OpCode.	
+X.1			